Abstract-A novel model order reduction (MOR) method, SparseRC, for multiterminal RC circuits is proposed. Specifically tailored to systems with many terminals, SparseRC employs graph-partitioning and fill-in reducing orderings to improve sparsity during model reduction, while maintaining accuracy via moment matching. The reduced models are easily converted to their circuit representation. These contain much fewer nodes and circuit elements than otherwise obtained with conventional MOR techniques, allowing faster simulations at little accuracy loss.
and computational challenges during model order reduction (MOR). Existing MOR methods may be unsuitable for circuits with many terminals as they produce dense reduced models. These correspond to circuits with fewer circuit nodes, but more circuit elements (Rs, Cs) than the original circuit, and may even require longer simulation times than originally. Furthermore, if terminal connectivity is affected, additional elements such as current/voltage-controlled sources must be introduced to reconnect reduced parasitics to other devices.
The emerging problem is to develop efficient model reduction schemes for large multiterminal circuits that are accurate, sparsity preserving, and also preserve terminal connectivity. The method, SparseRC, proposed here achieves these goals by efficiently combining the strengths of existing MOR methodology with graph-partitioning and fill-reducing node reordering strategies, achieving tremendous reduction rates even for circuits with terminal numbers exceeding thousands. Reduced RC models thus obtained are sparser than those computed via conventional techniques, have shorter simulation times, and also accurately approximate the input/output behavior of the original RC circuit. In addition, the reduced RC parasitics can be reconnected directly via the terminal nodes to remaining circuitry without introducing new circuit elements.
A comprehensive coverage of established MOR methods is available in [1] , while [2] collects more circuit simulationspecific contributions. Mainly, MOR methods are classified into truncation-based (modal approximation [3] /balancing [4] ) and Krylov-based methods, from which we mention PRIMA [5] , SPRIM [6] , or the dominant spectral zero method [7] as they are passivity preserving. 1 Generally, however, traditional MOR techniques cannot be applied to very large circuits with many terminals, due to computational limitations together with the aforementioned sparsity and reconnectivity considerations. While the multiterminal problem has been addressed in numerous works such as [8] and [9] , it is usually less clear whether their performance scales with the number of ports, especially as this exceeds thousands.
Recent developments in model reduction for large multiterminal R-networks were achieved in [10] (denoted here as ReduceR), which uses graph tools, fill-in minimizing node reorderings, and node elimination to obtain sparse reduced R-networks. Toward obtaining sparse reduced models for multiterminal RC(L) networks, the sparse implicit projection 1 Only passive reduced order models guarantee stable results when recoupled to other circuit blocks in subsequent simulation stages [5] .
0278-0070/$26.00 c 2011 IEEE (SIP) method [11] also proposes reordering actions prior to eliminating unimportant internal nodes, and makes several important analogies between related node elimination-based methods (e.g., TICER [12] and [13] ) and moment-matching MOR by projection (e.g., PRIMA [5] ). In fact, the fundamental projection behind SIP can be traced back in the pole analysis via congruence transformations (PACT) methods of [14] and [15] for reducing multiterminal RC(L) networks.
As will be shown, SparseRC combines the advantages of ReduceR and SIP/PACT into an efficient procedure, while overcoming some of their computational limitations; using graph partitioning, circuit components are identified which are reduced individually via a PACT-like projection [denoted here as the extended moment matching projection (EMMP)] while appropriately accounting for the interconnection between components. The reduction process is simplified computationally, as smaller components are reduced individually. The final SparseRC reduced circuit matches by default two moments at DC of the original circuit's multiport admittance, and can be extended with dominant poles [3] or additional moments to improve accuracy at higher frequency points, if needed. Through partitioning, the relevant nodes responsible for fill-in are identified automatically; SparseRC preserves these along with the terminals to ensure the sparsity of the reduced model. This feature makes SparseRC more efficient than ReduceR or SIP; it avoids the unnecessary computational cost of monitoring fill-in at each node elimination step.
A related method is PartMOR [16] , which is based on the same partitioning philosophy, but constructs the reduced models in a different manner. PartMOR realizes selected moments from each subnet into a netlist equivalent, while SparseRC is implemented as block moment matching projection operating on the matrix hierarchy which results from partitioning. This construction enables SparseRC to match admittance moments per subnet as well as for the recombined network. With global accuracy thus ensured, the approximation quality of the final SparseRC reduced model is guaranteed irrespective of the partitioning tool used or the number/sizes of partitions. This paper focuses on RC reduction. For RC, a reducing transformation which matches multiport admittance moments is sufficient to ensure accuracy and can be so constructed as to improve sparsity. For RLC, however, additional accuracy considerations have to be accounted for as to capture oscillatory behavior. Hence, constructing a projection which simultaneously ensures accuracy and sparsity is more involved. RLC circuits can be partitioned with the same framework using a second order susceptance-based system formulation which reveals the network topology [17] . On the other hand, the dense nature of inductive couplings for RLCK circuits may prevent finding a good partition. These topics are subject to ongoing research; for an existing RLC partitioned-based approach, we refer to PartMOR [16] .
The remainder of this paper is structured as follows. Section II formulates the multiterminal model reduction problem. The SparseRC partitioning-based strategy is detailed in Section III, the main focus of this paper. Numerical results and circuits simulations are presented in Section IV. Section V concludes this paper. Some conventions on notation and terminology follow next. Matrices: G and G are used interchangeably for the conductance matrix, depending on whether the context refers to unpartitioned or partitioned matrices, respectively (similarly for the capacitance matrix C, C, or the incidence matrix B, B). Graphs: G (nonbold, noncalligraphic) is a graph associated with the nonzero pattern of the circuit matrices, C (nonbold, noncalligraphic) is a component of G, and nzp is the nonzero-pattern of a matrix, i.e., its graph topology. Dimensions: p, number of circuit terminals (external nodes), the same for the original and reduced matrices/circuit, n, the number of internal nodes of the original circuit, k, the number of internal nodes of the reduced circuit, and N, number of matrix partitions. Nodes: circuit nodes prior to partitioning are classified into terminals and internal nodes; separator nodes are a subset of the original nodes identified through partitioning as communication nodes among individual components. Terminology: a partition/subnet/block describes the same concept. An individual graph/circuit/matrix component identified from partitioning; similarly, a separator, border is a component containing only separator nodes.
II. Problem Formulation
This section provides the preliminaries for model reduction of general RC circuits and identifies the challenges emerging in multiterminal model reduction. The building block for SparseRC is described: EMMP for reducing multiterminal RC circuits.
A. Model Reduction
Similarly to [14] , consider the modified nodal analysis (MNA) description of an RC circuit as follows:
where MNA matrices G, C are symmetric, nonnegative definite, corresponding to the stamps of resistor and capacitor values, respectively. x ∈ R n+p denote the node voltages (at the n internal nodes and the p terminals) and n + p is the dimension of (1). u ∈ R p are the currents injected into the terminals. The outputs are the voltage drops at the terminals: y(s) = B T x(s). The underlying matrix dimensions are G, C ∈ R (n+p)×(n+p) , B ∈ R (n+p)×p . In model reduction, an appropriate V ∈ R (n+p)×(k+p) , k ≥ 0 is sought, such that the system matrices and unknowns are reduced to
B characterizes the system's behavior at the input/output ports (here, at the terminal nodes) over the frequency sweep s. After reduction, this becomes H(s) = B T ( G + s C) −1
B.
A "good" reduced model/circuit generally satisfies the following: 1) gives a small approximation error H − H in a suitably chosen norm, for instance, by ensuring that H matches moments of the original H at selected frequency points; 2) preserves passivity (and stability implicitly);
3) can be computed efficiently. For multiterminal circuits especially, new conditions emerge: 4) for reconnectivity purposes, the incidence of current injections into terminal nodes is preserved (i.e., B is a submatrix of B); 5) G and C are sparse. SparseRC is a multiterminal RC reduction method which meets targets 1)-5), as will be shown.
B. Multiterminal RC Reduction with Moment Matching
The EMMP is a moment matching reduction method for multiterminal RC circuits derived from PACT [14] (and conceptually similar to SIP [11] ). Being suitable for multiterminal RC circuits with relatively few terminals only, this projection will be applied, after partitioning, in a blockwise manner inside SparseRC, as described in Section III-B. The description here covers only material from [14] that is relevant for SparseRC.
Recalling (1), let the nodes x be split into selected nodes x S (terminals and separator nodes 2 ) to be preserved, and internal nodes to be eliminated x R , revealing the following structure:
Note that [14] uses a simple block separation into "purely" terminal nodes x S and internal nodes x R . Promoting separator nodes along with terminals inside x S will ultimately positively influence the sparsity of the reduced model. The congruence transform applied to (2), X T GX, X T CX, X T B, where [14] 
yields
where
Expressing x R in terms of x S from the first block-row of (4), and replacing it in the second gives
The expression (7) represents the circuit's multiport admittance, defined with respect to the selected nodes x S . Y (s) captures the first two multiport admittance moments at s = 0 [14] . This is formalized as Proposition 1. Proposition 1: For a multiterminal RC circuit of the form (2), the first two moments at s = 0 of the multiport admittance are given by G S and C S from (5) to (6) . 2 See Sections I and III-A for the definition of separator nodes.
Proof: See Appendix A. The practical consequence of Proposition 1 is that, as with ReduceR, the path resistance of the original circuit is precisely (5) and, as shown next, is preserved by the reduced model. In addition to the path resistance, the slope of an RC circuit's response is captured by the second moment, namely, (6) .
2) Reduced Circuit Model: G, C ∈ R (k+p)×(k+p) , k ≥ 0: By Proposition 1, the reduced model which preserves the first two admittance moments of the original (2) is revealed: eliminate nodes x R (and the contribution Y R ) and retain nodes x S . The corresponding moment matching projection is obtained by removing from X of (3) the columns corresponding to x R as follows:
For simplicity, the reducing projection V from (8) shall be referred to further-on as the EMMP. It matches multiport admittance moments defined by terminals and the preserved internal nodes, rather than, as in PACT, by terminal nodes only. In other words, EMMP is the extension of the PACT [14] or SIP [11] projection to include the separator nodes. a) On the Singularity of G: Conductance G and capacitance C matrices describing parasitic RC circuits in MNA form are often singular, thus one must ensure that the EMMP projection (8) inverts only nonsingular G R blocks. This is easily achieved by exploiting the properties of MNA matrices (e.g., definiteness, diagonal dominance), and a simple grouping of nodes so that internal nodes (i.e., rows/columns) responsible for the singularity of G are excluded from G R (and promoted to G S ) without any accuracy loss. Similar actions for ensuring the invertibility of G R are detailed in [14] .
Reduction via the EMMP already meets some of the challenges defined at the beginning of Section II. 1) Two multiport admittance moments are preserved irrespective of the separation level of x into x R and x S , provided that x R are internal nodes (thus the incidence matrix B R = 0); this ensures that accuracy is maintained via moment matching also when EMMP is later applied in the partitioned framework (see Section III-B). 2) Passivity is preserved [14] , as V is a congruence transformation projecting the original positive semidefinite matrices G and C into reduced matrices G, C which remain positive semidefinite, and 4) the input/output incidence matrix B S remains unaltered after reduction. Consequently, the reduced model can be reconnected directly via the terminal nodes to remaining circuitry (e.g., nonlinear devices), without introducing new circuit elements such as controlled sources. The efficiency 3) and sparsity 5) considerations however are not met by EMMP alone when the original circuits have nodes, circuit elements, and terminals exceeding thousands. First, constructing G −1 R G K is either too costly or unfeasible. Second, G, C from (9) may become too dense.
C. Fill-In and Its Effect in Synthesis
Usually, G and C describing circuits from real chip designs are large and sparse, while the G and C as obtained from (9) are small, but dense. Furthermore, they are only mathematical constructions, thus a synthesis procedure is required to convert the reduced matrix representation back into a RC netlist. This is obtained by unstamping the nonzero entries of G and C into the corresponding resistor and capacitor topology, respectively, while B (being a submatrix of B S ) is mapped directly into the original current injection at terminals. Unstamping is done via RLC equivalent circuit synthesis (RLCSYN) [17] . The dimension of G and C gives the number of nodes, while the number of their nonzero entries dictates how many Rs and Cs are present in the reduced netlist. Therefore, while limiting the size of G and C, it is critical to also ensure their sparsity.
The simple example in Fig. 1 compares two reduced netlists derived from a small circuit. The dense reduced model has fewer nodes but more R, C elements than the original, while the sparse reduced model has both fewer nodes and R, C elements. The sparse model was obtained by preserving a node which would introduce fill-in if eliminated. Identifying such nodes by inspection is no longer possible for very large circuits. In practice, such nodes can be identified using reordering techniques, as explained next.
1) Improving Sparsity with Node Reorderings: At the basis of sparsity preserving MOR lies the following observation: the congruence transform X from (3) is a partial Cholesky factorization [18] of G [11] . Just as fill-reducing matrix reorderings are used for obtaining sparser factorizations, so can they be applied for sparsity preserving model reduction. These lie at the heart of ReduceR [10] and SIP [11] , where the idea is to preorder the matrix for instance with constrained approximate minimum degree (CAMD) [19] , [20] , so that nodes responsible for fill-in are placed toward the end of the elimination sequence, along with the terminals. By eliminating the nodes one by one and keeping track of the fill-in generated at each step, the circuit with the fewest number of elements can be determined. For circuits with challenging topologies, however (i.e., with more internal nodes, terminals, or circuit elements), these actions are either too costly or even unfeasible (see the results in Section IV-B). SparseRC avoids them by exploiting graph partitioning and an appropriate matrix structure which allow for separator (fill-creating) nodes to be identified and skipped automatically in the reduction process, thus ensuring a desirable level of sparsity.
The following sections show how SparseRC, building upon the EMMP in combination with graph-partitioning and sometimes additional fill-reducing orderings, maintains 1), 2), 4) and in addition meets 3) efficiency and 5) sparsity requirements. These are crucial for successfully reducing challenging networks arising in industrial problems.
III. SparseRC Reduction Via Graph Partitioning
The analogy between circuits and graphs is immediate; the circuit nodes are the graph vertices, while the connections among them via R, C elements form the edges in the graph. For very large multiterminal circuits to be manageable at all with limited computational resources, a global partitioning scheme is proposed, visualized with the help of Fig. 2 . 3 Essentially, an original large multiterminal circuit is split into subnetworks which have fewer nodes and terminals and are minimally connected among each other via separator (cut) nodes. SparseRC reduces each subnet individually, up to terminals and separator nodes. As all separator nodes are automatically preserved, sparsity is improved.
A. Partitioning and the BBD Form
Implemented as a divide and conquer reduction strategy, SparseRC first uses graph decompositions (based on the nzp of G + C) to identify individual subnets, as well as the separator nodes through which these communicate. Through partitioning, the original circuit matrices are reordered into the bordered block diagonal (BBD) [21] form; individual blocks form the subnets to be reduced, while the border blocks collect the separator nodes which are all preserved. The separator nodes are identified with the help of a separator tree indicating which of the subnets resulting from partitioning are in fact separators (this is usually a direct functionality of the partitioning algorithm, see for instance the MATLAB [22] , [25] manual Fig. 3 . Circuit matrices after partitioning, in BBD form (original-left versus reduced-right). For clarity, block dimensions are not drawn to scale; in practice, the separators are much smaller than the independent components, thus the borders are "thin." The individual blocks are reduced up to terminals, the borders are retained and updated. The number inside each independent component denotes the reduction step; this number is also stamped into the corresponding border blocks to mark fill-in. Example: reducing C 1 also updates the separators C 3 and C 7 and the corresponding borders. The "root" separator C 7 is updated from reducing all individual blocks C 1, 2, 4, 5 .
pages of nesdis reordering). In the conquer phase, individual blocks are reduced with the EMMP from Section II-B and the border blocks are correspondingly updated to maintain the moment matching property. A graphical representation of the 7-component BBD partitioning and reduction is shown in Fig. 3 . 4 It is emphasized that, as reduction progresses, fill-in is isolated to the reduced parts of C 1 , C 2 , C 4 , C 5 , the separator blocks C 3 , C 6 , C 7 , and the corresponding connection borders. As components are minimally connected, fill-in generated on the border is minimized.
B. Mathematical Formulation
The mathematical derivation of SparseRC follows, showing how reduction progressively traverses the BBD matrix structure, reducing individual components and updating the connectivity among them. Herein, G and C shall denote the original circuit matrices, while G, C shall directly refer to matrix blocks associated with the EMMP reduction from Section II-B. Reconsider the original RC circuit in MNA form as follows:
of dimension n + p, where n are internal nodes and p are terminals. The appropriate projection V ∈ R (n+p)×(k+p) , k ≥ 0, is sought, which reduces (11) to
As illustrated in Section III-A, V is constructed step-wise using the BBD matrix reordering. Mathematically, this is shown via the simplest example of a BBD partitioning: a bisection into two independent components communicating via one separator (border) block. General reduction for a multilevel BBD partitioned system follows similarly. Consider the bisection of (11) as follows:
Reducing (14) amounts to applying the EMMP from Section II-B on the individual components [here, C 1 := nzp(G 11 + C 11 ) and C 2 := nzp(G 22 + C 22 )]. The separator [here, C 3 := nzp(G 33 + C 33 )] is kept and updated twice with the projections reducing C 1 and C 2 , respectively. Naturally, the reduction is applied to the communication blocks
Updating the separator and communication blocks at each individual reduction step ensures the preservation of admittance moments for the total recombined circuit (see Theorem 1 in Section III-C). 1)
Step 1: Consider the reduction of subnetwork C 1 with EMMP, based on splitting x 1 of (14) into x 1 R and x 1 S , i.e., into the internal nodes (to be eliminated) and selected nodes (to be preserved) of subnet C 1 as follows:
. Recognizing in (15) the structure (2), the EMMP-based transformation which reduces the network (15) by eliminating the internal nodes
As with (8)-(10), the reduced model for (15) is computed from
The BBD form provides an important structural advantage, both in terms of identifying fill-in, as well as in implementation: reducing one subnet only affects the entries of the corresponding separator and border blocks, leaving the rest of the independent subnets intact. Notice from (17) to (18) how reducing subnet C 1 has only affected its corresponding connection blocks to C 3 , and the separator block C 3 itself. The blocks of subnet C 2 are not affected. This is because C 1 communicates with C 2 only via the separator C 3 . Therefore, while reducing C 2 , the already computed blocks of the reduced C 1 will no longer be affected. Only the connection blocks from C 2 to C 3 and the separator C 3 itself will be updated. Mathematically, this is shown next.
2)
Step 2: Partition now the reduced G S , C S matrices (17), (18) by splitting component C 2 according to x 2 R and x 2 S as follows: ⎡ ⎢ ⎢ ⎣
. (28) As before, the EMMP-based transformation which reduces the network (27) by eliminating nodes x 2 R is given by
The reduced model is obtained by projecting (27) and (28) with
where (19)- (26) hold and
As seen from (34) and (37), separator blocks G 33 and C 33 are the further updated blocks G 33 , C 33 (previously obtained from reducing C 1 ). The reduced model retains the BBD form, and the separator nodes are preserved in the blocks corresponding to G 33 and C 33 . The p terminals are distributed among C 1 , C 2 , C 3 as seen from the form of B in (31). Equations (25) , (31), and (38) together show that the input/output incidence matrix is preserved after reduction, thus the reduced netlist obtained from RLCSYN [17] unstamping preserves connectivity via the terminal nodes. In the general case, blockwise reduction of finer BBD partitions (into N > 2 subnets) follows in the same manner as the bisection framework presented here, with the appropriate projections of separator and border blocks. The moment-matching, terminal connectivity, and passivity requirements remain satisfied.
3) Options for Further Improving Sparsity: Partitioning provides an additional structural and computational advantage; if necessary, additional reordering and minimum-fill tracking options such as those employed by ReduceR/SIP can be applied per subnet. Naturally, such operations come at additional computational cost, but are still more efficient than monitoring fill-in directly from the unpartitioned circuit. So, while separator nodes already improve sparsity globally and automatically, fill-monitoring actions may further identify additional internal nodes to be preserved locally in each subnet. For instance, in the reduction scenario of Step 1 (see Section III-B1), the G 11 , C 11 blocks of (14) would be reordered with CAMD and fill-tracking would identify which additional internal nodes should be preserved along with terminals in x 1 S . This may improve sparsity inside G 11 , C 11 (and correspondingly in G 13 , C 13 , G 33 , C 33 ) even beyond the level already achieved by preserving the separators nodes. In Section IV, examples are provided to illustrate this effect. Nevertheless, such fill-monitoring operations are not always necessary; the sparsity level achieved directly from partitioning and preserving separator nodes is often sufficient. This is discussed in Section III-D1. similarly for C, B) , the reducing projection from (12) to (13) is V := V 1 V 2 , with V 1 , V 2 as deduced in (16) and (29), respectively. In efficient implementations, however, V 1 , V 2 , and V are never formed directly, rather they are formed block-wise as just shown. Only W 11 , W 13 , W 22 , W 23 from (26) and (39), respectively, are explicitly formed. Next, it is shown that the V constructed from successive EMMPs matches the first two admittance moments at the end of the reduction procedure.
C. Moment Matching, Passivity, and Synthesis

Note that as
Theorem 1: Consider the original circuit (14) with matrices partitioned and structured in BBD form, which is reduced by applying successive EMMP projections (see Section II-B) on each subnet. The final reduced model (30), (31) preserves the first two multiport admittance moments around s=0 of each individual subnet and of the entire recombined circuit (14) .
Proof: See Appendix A. 1) Matching Behavior at Higher Frequency Points: Although SparseRC is mainly based on matching the first two admittance moments at s = 0 (which proved sufficient for most experiments of Section IV), it is possible, when necessary, to additionally improve approximation at higher frequency points. One possibility is to include contributions from the otherwise neglected term Y R (s) of the admittance response (7). Let for simplicity Q be a transformation which reduces Y R (s). One can for instance perform the traditional PRIMA [5] reduction of Y R (s) which constructs, for a chosen expansion point s i , the Krylov subspace as follows:
then Q matches 2m multiport admittance moments of Y R (s) at s i . As a special case, if s i = 0, then Q matches 2m multiport admittance moments at zero of (7), additionally to the 0th and 1st which are matched by default. Another option is to include in Q eigenvectors associated with the dominant eigenvalues of Y R (s), similarly to the pole matching proposed in [14] . Be it obtained either from moment or pole matching (or a combination of both), it is easily verified that the projection Q which reduces Y R (s) enters the transformation (3) as follows:
To form X Q within the partitioned framework, reconsider the reduction of subnet 1 from Section III-B1. The reducing transformation there is V 1 (16) , which preserved the first two admittance moments at s = 0 and eliminated entirely the contribution of internal nodes x 1 R . Rather than eliminating x 1 R , let Q 1 be the transformation which reduces the internal matrices G 11 R and C 11 R . Similarly, during the reduction of subnet 2 (Section III-B2), let Q 2 be the transformation which reduces G 22 R and C 22 R . Q 1 and Q 2 enter the projection for the recombined network as follows:
where (26) and (39) hold. Note that (40) is the extension with Q 1 and Q 2 of the default projection V of (41) which matches the first two multiport admittance moments at s = 0. In a similar manner, a projection can be constructed which matches directly moments at s i = 0 of the entire multiport admittance (7) (see [15] for details, which pertains more to RLC reduction). Given that a circuit's offset and slope at DC are precisely the first two admittance moments at s = 0 [14] , matching these is a natural choice. We emphasize that, in contrast with SparseRC, direct moment matching at s = 0 cannot be achieved via PRIMA [5] , or SPRIM [6] since the original G matrix is singular. To summarize, should additional accuracy be necessary when reducing RC circuits with SparseRC, it is safer to match the first two admittance moments at s = 0 and improve the response with contributions from the internal Y R (s) term as described above. This approach was implemented in the partitioned framework for two examples in Section IV-A2; the RC transmission line (TL) example where moments of Y R (s) are matched in addition, and the low noise amplifier (LNA) where dominant eigenmodes of Y R (s) are additionally matched.
SparseRC matches two moments at s = 0 by default. Hence, extra poles/moments can be added, if needed, after the default reduction, by rearranging the projection X Q so that the extra Q i columns are formed in a separate reduction run. The decision on whether to add extra poles or moments is difficult to make a priori, as is the case for any moment-based reduction method. One approach would be to compare the response of the original and default reduced order model for large frequencies. Should significant deviations be observed, then the addition of extra poles/moments is recommended. In PACT [14] , poles are added based on a specified error and maximum operating frequency.
2) Passivity and Synthesis: As with PACT [14] , the reducing projection V is a congruence transformation applied on original symmetric, nonnegative definite matrices, which gives reduced symmetric, nonnegative definite matrices (30) . Consequently [14] , the final reduced model (30) , (31) is passive and stable, and the reduced netlist obtained from RLCSYN [17] unstamping remains passive irrespective of the values of the resulting R, C elements. If reduction is performed with the default two-moment matching at s = 0 (which was sufficient in all experiments except the two-port RC line of Section IV-A2b), the projection V of (41) guarantees that the unstamping of G generates only positive resistors. This is ensured by the special form of V which performs a Schurcomplement operation on the original matrix G [23] (note that a standard moment matching projection as in PRIMA [5] does not guarantee positive resistors from unstamping, even though the reduced G is symmetric positive definite). While there may be negative capacitances resulting from unstamping C, they do not violate the passivity of the netlist, nor its direct usability inside a simulator such as Spectre [24] . Furthermore, they do not prejudice the quality of the resimulation results as confirmed by Section IV. In fact, as also motivated in SIP [11] , dropping negative capacitors from the reduced netlist is, in practice, a dangerous operation, so all capacitors are safely kept in. In the case of reduction with additional accuracy as in Section III-C1, the unstamping of G may generate negative resistors; these again posed no difficulties in the simulations performed (e.g., AC, transient, periodic steady state). PartMOR [16] presents an alternative reduction and synthesis strategy which ensures positive-only elements.
D. SparseRC Algorithm
The SparseRC pseudocode is outlined in Algorithms 1 and 2, which describe the most relevant reduction case of matching the first two admittance moments at s = 0. To summarize Algorithm 1, from the original circuit matrices G, C and a vector of indices e denoting the original location of terminals (external nodes), SparseRC outputs the reduced circuit matrices G, C, and the vector e denotes the new terminal locations. As an advanced option, "do − minfill" specifies whether additional fill-reducing orderings should be employed per partition. The graph G defined by the circuit topology (the nzp of G + C) is partitioned into N components. A permutation P (which reorders the circuit matrices in BBD form) is obtained, together with a vector Sep indicating which of the N components is a separator. For each nonseparator component C k , defined by nodes i k , the corresponding matrix blocks are reduced with EMMP while accounting for the communication of C k to the remaining components via the separator nodes i sep . All separator components are kept, after having been appropriately updated inside EMMP.
The G, C matrices supplied at each step to EMMP (line 8 of Algorithm 1) are updated in place, and the reduction follows according to Algorithm 2. The i k index selects the component to be reduced (say, C k ) from the supplied G, C, while i sep are the indices of separator nodes through which Algorithm 1 ( G, C, e) = SparseRC(G, C, e, do minfill) 
Given
find optimal minimum fill ordering per subnet 
update entries for selected nodes 11 :
i k communicate with the rest of the circuit. If desired, at the entry of EMMP these nodes are reordered with CAMD, as to identify additional internal nodes which may further improve sparsity from reducing C k (this operation, however, is only an advanced feature and often unnecessary). Internal and external nodes of component C k are identified. Internal nodes i R will be eliminated and selected nodes i S will be preserved (i.e., terminals of C k , corresponding separator nodes, and possibly some additional internal nodes obtained from step 2). The corresponding matrix blocks are identified and the update matrix W is formed. The blocks corresponding to selected nodes i S are updated, while those corresponding to the eliminated i R nodes are removed. At output, G, C are reduced: internal nodes were eliminated only from the component defined by node indices i k ; nodes corresponding to the other components are untouched. The terminals of the reduced model are indexed by e. As a few computational remarks, to ensure numerical stability while forming the reduced matrix blocks at step 11 of Algorithm 2, we apply rescaling to C (and/or G). Based on Theorem 1, it is also ensured that the global moment matching projection which underlies SparseRC inherits the proved [11] full-column-rank properties of the SIP/PACT projection.
1) On the Partitioning Strategy:
It was shown how preserving internal nodes along with terminals improves the sparsity of the reduced model. Good reduced models are sparse and small, i.e., have minimum fill and few preserved internal nodes. Toward achieving a suitable tradeoff between sparsity and dimension, one may naturally ask: a) what are the optimal partitioning criteria and the number of generated subnets N, and b) when are additional fill-reducing node reorderings and fill-monitoring actions needed aside from partitioning? a) Choice of N: Through partitioning, the aim is to minimize the communication among subnets (via a small number of separator nodes) and spread the terminals across partitions, as to minimize the fill-in generated from reducing each partition (up to its terminals) and inside the separator blocks. Toward achieving this goal, this paper relies on the general-purpose partitioner nested dissection (NESDIS, part of [25] ) the choice however is by no means exclusive. In [26] , for instance, the usage of the hypergraph partitioner Mondriaan [27] is documented. NESDIS partitions a graph so that communication among subnets is minimized, however it cannot control explicitly the distribution of terminals across parts. With NESDIS, terminals get spread indirectly, as a consequence of partitioning. While estimating an optimal N is an open problem which must simultaneously account for multiple factors (number of terminals, internal nodes, elements, potential fill-in), we provide some guidelines as to quickly determine a satisfactory value to be used with NESDIS. For our experiments, N was mostly determined immediately by inspecting the ratio of terminals to internal nodes in the original graph, ], a coarse partitioning is already sufficient to achieve few terminals per subnet and ensure sparsity (certainly, as long as the resulting number of nodes per subnet enables the computation of the corresponding block projection). Such circuits are the ideal candidates for SparseRC based on NESDIS partitioning alone, without extra fill-reducing ordering actions. b) Additional Fill-Monitoring Actions: For circuits with large p n ratios though, finer NESDIS partitions are needed to achieve a small number of terminals per subnet (see the Filter net in Section IV-B). Also, additional fill-reducing orderings and minimum-fill tracking actions may further improve the sparsity attained from partitioning, at the cost of preserving more internal nodes. In Section IV examples illustrate the sparsity, dimensionality, and computational implications of the partitioning fineness and, where needed, of fill-monitoring actions.
c) Clarifying Remarks: The functionality of SparseRC is not tied strictly to the partitioner used or the choice of N. It is assumed that the original circuits (graphs) are sparse. The sparsity of the original circuit will dictate the partitioning performance and consequently the dimension and sparsity level of the reduced circuit. Precise judgements on the optimal N or the necessity of additional fill-monitoring operations cannot be made a priori. These could be resolved by the following multiterminal graph optimization problem [26] ; for a multiterminal network G = (V, E), of which P ⊂ V are terminals, |P| = p, find an N-way partitioning with the objective of minimizing the number of separator nodes subject to the following constraints: a) the separator nodes and terminals are balanced across the N parts, and b) eliminating the internal nodes from each subnet introduces minimum fill in the parts determined by terminals and separator nodes. Solving this problem is a separate research topic and subject to ongoing research. As concerns the approximation quality, the SparseRC model will always be at least as good as a PACT [14] reduced model. Due to Theorem 1, SparseRC guarantees not only local but also global moment matching for the recombined network, irrespective of N or the partitioner used.
2) Computational Complexity: The computational complexity of SparseRC is dominated by the cost of computing W inside EMMP (line 9 in Algorithm 2), for each of the N max < N nonseparator components. With n max denoting the maximum number of internal nodes for a component (i.e., the maximum size of block G R ), and m max the maximum size of G S , the cost of one EMMP operation is at most O(n α max m max ), with 1 < α ≤ 2 [28] . When n and p are large and the circuit is partitioned, one aims at n max n and m max p [note that m max = p max + s max , with p max denoting the maximum number of terminals per component (i.e., length of i ext ) and s max the maximum number of separator nodes connecting a component C k to components C k+1 . . . C N (i.e., length of i sep )]. Therefore, especially for netlists with many internal nodes n and many terminals p, the total cost O(N max (n α max m max )) of SparseRC is much smaller than the O(n α p) cost of constructing (if at all feasible) a PACT reducing projection directly from the original, unpartitioned matrices. The results in Section IV-A, Table I confirm this through netlists 6.RX and 7.PLL which contain more than 300 000 internal nodes and 4000 terminals. For a graph G = (V, E) with |V | = n + p nodes and |E| edges, the cost of NESDIS partitioning (being based on METIS [29] ) is O(|E|) hence cheap to perform for sparse graphs (here, |V | is the number of circuit nodes and |E| the number of resistor and capacitors). Should additional reorderings be employed per subnet, the cost of CAMD is O(|V ||E|) [19] , [20] , [30] , and also a fast operation.
The cost for the advanced option of tracking fill-in is more expensive, especially for networks with nodes and elements exceeding thousands. The operation becomes a partial Gaussian elimination up to terminals, which may reach O(|V | 3 ) in the worst case. Nonetheless, such fill-monitoring operations are only an optional, advanced feature of SparseRC which was rarely needed in our experiments.
With ingredients of SparseRC in hand, we summarize its properties in light of the reduction criteria defined in Section II-A. SparseRC meets the accuracy 1), passivity 2), and terminal reconnectivity 4) requirements while reducing multiterminal RC circuits via a block-wise EMMP reducing projection. The efficiency 5) of SparseRC is ensured via a partitioning-based implementation, which reduces much smaller subnets (also with fewer terminals) individually while maintaining the accuracy, passivity, and reconnectivity requirements of the entire circuit. The sparsity 3) of the SparseRC reduced model is enhanced by preserving a subset of internal nodes which are identified automatically from partitioning and where necessary, from additional fillreducing orderings. The performance of SparseRC in practice is shown by the numerical and simulations results presented next.
IV. Numerical Results and Circuit Simulations
Several parasitic extracted RC circuits from industrial applications are reduced with SparseRC. For each circuit, the terminals are nodes to which nonlinear devices (such as diodes or transistors) are connected. During a parsing phase, the multiterminal RC circuit is stamped into the MNA form (11) and reduced with SparseRC. The reduced model (30) , (31) is synthesized with RLCSYN [17] into its netlist description. As connectivity via the external nodes is preserved with SparseRC, no voltage/current controlled sources are generated during synthesis. The nonlinear devices are directly recoupled via the terminal nodes to the reduced parasitics. The reduced circuit is resimulated with Spectre and its performance is compared to the original simulation.
Most of the circuits are reduced with the default options of SparseRC; matching only the 0th and 1st order multiport admittance moments at s = 0 and also without employing additional fill-tracking options. For some examples, the functionality of advanced options within SparseRC is demonstrated, such as: additional moment or pole matching, or additional fill-monitoring actions per subnet.
SparseRC was implemented in MATLAB (version R2007a); all reduction experiments were performed on a Linux (Ubuntu) machine with 3.9 GB RAM main memory and two Intel(R) Core(TM)2 Duo, 2.4 GHz, CPUs. All Spectre simulations were run on a Linux (Redhat) machine with 16 GB RAM main memory and six Intel(R) Xeon(R) X5460, 3.1 GHz, CPUs.
A. General Results
Table I collects the main SparseRC reduction results for various multiterminal netlists obtained from real chip designs, and compares the results obtained with PACT. 5 Each block row consists of a netlist example with the corresponding number of terminals p (the same before and after reduction). For each netlist, the sparsity before and after reduction are recorded here as the number of circuit elements, i.e., #R, #C. The reduction rate (Red. Rate) shows the percentage reduction for the corresponding column quantity. For instance, the percentage reduction in internal nodes n i is P n = 100(n i Orig. −n i SpRC ) n i Orig.
, similarly for #R, #C. The Red. Rate in simulation time is computed as a speed-up factor:
Sim. Time Orig Sim. Time SpRC (similarly for PACT). The approximation error is measured as the root-mean-square (RMS) value of the difference between the signals of the original and the reduced circuit. Several simulations are performed, including: AC, noise, transient, (quasi) periodic steady state, and (quasi) s-parameter, usually a combination of these for each circuit depending on the underlying application. Due to space limitations, we can only present some of the simulation figures, however, the simulation timings recorded in the tables represent the sum of all analysis types performed for one circuit. The error RMS value is recorded for one analysis only, but is representative of all analysis types performed for that circuit. For most examples, excellent reduction rates (above 80%) in the number of internal nodes n i were obtained. The number of internal nodes n i in the reduced model represent the special internal nodes which, if otherwise eliminated, would have introduced too much fill-in. They are the separator nodes identified automatically from partitioning (plus, where suitable, some additional internal nodes identified from fill monitoring operations). With n i thus preserved, very good reduction rates were obtained in the number of circuit elements: mostly above 60% reduction in resistors and above 50% for capacitors. The effect of reducing internal nodes as well as the number of circuit elements is revealed by significant speedups attained (mostly above 2X) when simulating the reduced circuits instead of the original. Even more, for the largest examples (netlists RX, PLL) simulation was only possible after reduction, as the original simulations failed due to insufficient CPU and memory resources. In addition, the reduction times recorded in Table I show that these reduced netlists were obtained efficiently. 1) Reduction Without Partitioning: For comparison, results for SparseRC without partitioning (essentially, PACT) are also recorded in Table I . PACT amounts to running the SparseRC Algorithm 1 of Section III-D with N = 1 in line 2. The results reveal the strength of SparseRC especially when reducing challenging circuits with very large node and terminal numbers (e.g., nets [6] [7] [8] . First, the computational advantages of partitioning for very large netlists are revealed through examples PLL and RX, for which an unpartitioned PACT projection could not even be computed. For the smaller examples, the PACT reduction times are smaller than the SparseRC ones, indicating that partitioning is not necessary. Second, partitioning and the preservation of separator nodes improves the sparsity of the reduced models. This is confirmed by the Filter and MX7, where the unpartitioned approach resulted in dense reduced netlists which were slower to simulate than the originals (the effect would be the same for PLL and RX).
Next, selected simulation results are presented. The MX3 net comes from a mixer circuit. Here, the SparseRC model was obtained by further reordering the partitioned circuit matrices (obtained via NESDIS) with CAMD and by keeping track of fill-in during the block-wise reduction process. The transient simulation in Fig. 4 shows that the original and SparseRC curves are indistinguishable.
2) Improving Accuracy at Higher Frequencies: Two examples in particular demonstrate possibilities for improving the approximation accuracy beyond matching the 0th and 1st moment at s = 0, as described in Section III-C1. a) LNA: Two reduced models, SparseRC-dp and PACT, were computed for net LNA from Table I . SparseRC-dp Fig. 5 . LNA. Noise analysis comparison of original (red) versus two reduced models: in blue, SparseRC-dp (moment patching at s = 0 with additional dominant poles), and in pink, PACT with default moment matching at s = 0. denotes a reduced model obtained from a partition into N=3 components where, for each component, the two default moments at s = 0 are matched plus approximately eight dominant poles of the internal contribution Y R . These dominant poles were computed with the subspace accelerated dominant pole method [3] . In Fig. 5 , the noise simulations are shown for the original, SparseRC-dp, and PACT models. The effect of improving the SparseRC response with dominant poles is visible in Fig. 5 . This was also confirmed in transient simulation, which gave an RMS error of 4·10 −4 for SparseRCdp, smaller than 1·10 −3 for PACT (see Table I ).
b) Two Port RC TL: A uniform RC TL with two terminals (one node at the beginning, and one node at the end of the line) is considered, with a cascade of 10 000 R-C sections. The circuit was partitioned into N = 2 subnets (and one separator block). Two reduced SparseRC models were computed: without and with additional matching at higher moments. The latter model was computed with the projection (40), which matched a combination of moments of the Y R term per subnet: two moments at 0, one at s = 10 10 and one at s = 10 14 were chosen. The Bode magnitude plot of the frequency response for the original and the two reduced models is shown in Fig. 6 . The behavior at higher frequencies is indeed approximated more accurately for the reduced model which preserves additional moments.
B. Advanced Comparisons
Nets PLL and Filter, two of the largest and most challenging netlists from Table I are analyzed in detail in Table II . The purpose of the analysis is threefold: 1) the advantages of SparseRC over existing methodologies are revealed; 2) the effects of various partitioning sizes and of additional reorderings are shown; and 3) possible limitations and improvement directions for SparseRC are identified. 1) PLL: The original simulation was for this circuit failed due to insufficient CPU and memory resources even on a larger machine, but reduction makes the simulation possible. The original G and C matrices, reordered and partitioned in BBD form are shown in Fig. 7 . The borders are visible, collecting the separator nodes that will be preserved along with the terminals. The reduced matrices retain the BBD structure and are sparse, as seen in Fig. 8 .
Two SparseRC reduced models were computed, SpRC c and SpRC f , based on a coarse and fine NESDIS partitioning, respectively, with the relevant statistics shown in Table II . Both reduced models achieved excellent reduction rates in internal nodes and circuit elements, and were fast to simulate. After a coarse partitioning, the reduction time was smaller than after the fine partitioning due to less computational overhead in forming the reduced matrices per subnet. The SpRC f reduced model however was faster to simulate than SpRC c , possibly due to the fact that, although larger in node numbers than SpRC c , SpRC f has fewer circuit elements. Determining the appropriate balance between preserved internal nodes n i and sparsity, and its influence on simulation time remains to be further studied. A direct PACT reduction is immediately dismissed, due to the prohibitive computational and density considerations. A SIP-based reduced model was attempted, but the fill-in monitoring actions were too expensive (> 24 h). a) Comparison with PartMOR: For the PLL, statistics of a reduced PartMOR model are also included, thanks to the authors of [16] . Compared to PartMOR, SpRC c has fewer internal nodes and circuit elements. The SparseRC models were faster to simulate, and also obtained in a shorter partitioning and reduction time. Although there is no original simulation to compare the reductions against, Fig. 9 shows the AC simulation waveform for the two SparseRC models, and PartMOR. SpRC c and SpRC f overlap, confirming that the accuracy of SparseRC is robust to changes in the partition strategy, due to guaranteed local and global moment matching. The reduced PartMOR model was determined by local matching of the 0th and 1st moments at DC, however with no guarantee of matched moments for the recombined network (personal communication with PartMOR [16] authors, March 14, 2011). Thus, since the accuracy of PartMOR is dependent on the number of partitions, finer partitioning would likely be needed to reach what we infer are the correct waveforms produced by SparseRC. While PartMOR offers advantages in other respects, such as guaranteed positive elements, these results motivate a more thorough investigation into combining the strengths of both methods in the future.
2) Filter: This netlist is more challenging due to its large ratio p n i > 10 −1 . Two SparseRC reduced models were computed: SpRC, based on NESDIS partitioning alone, and SpRCmf, where, after partitioning, each subnet was reordered with CAMD and additional internal nodes were preserved via fill-in monitoring operations. In both cases, a fine partitioning was needed to distribute the terminals across subnets. Although the SpRC-mf has much fewer circuit elements than SpRC, it takes longer to simulate, due to the presence of many internal nodes n i . The fill-monitoring operations inside SpRC-mf also make the reduction time significantly longer than for SpRC. The PACT reduced model is the smallest in dimension (has no preserved internal nodes) but extremely dense and useless in simulation. An SIP reduced model was also computed: CAMD reordering and fill-monitoring actions were applied on the original netlist's graph to determine the reduced model with minimum fill. The result is shown in Fig. 11 , where the minimum fill point is identified after eliminating only the first 1200 internal nodes. The SIP reduced circuit is larger, has more elements than SparseRC, and is slower to simulate. Also, the SIP reduction time was much larger than SparseRC. The AC analysis comparison of SparseRC and SIP match with the original, is shown in Fig. 10 . This further strengthens the advantages of partitioning: aside from enhancing sparsity by preserving separator nodes, it also makes fill-monitoring actions cheaper to perform. In summary, SparseRC achieves the best tradeoff in terms of accuracy, dimension, sparsity, reduction time, and resimulation time. Finally, the Filter example reveals several directions for improving the SparseRC methodology. It indicates that other reduction transformations and/or further sparsification methods may be appropriate for circuits with many more capacitors than resistors. Also, circuits with large p n ratios are the most difficult to partition and reduce with a satisfactory sparsity level. This could be resolved with the help of partitioners which could directly control the distribution of terminals, and remains for further research [26] .
V. Conclusion
In this paper, SparseRC was presented, which is a robust and efficient reduction strategy for RC circuits with many terminals. It reduced testcases where traditional model reduction fails, due to either the large dimension of the original problem or the density of the final reduced circuit. Developed on the divide and conquer principle, SparseRC used graph-partitioning to separate a network into minimally connected components. These were reduced individually with an appropriate update of the interconnections among them. This guaranteed that two multiport admittance moments were matched for the entire net irrespective of the partitioning size or strategy. SparseRC reduced circuits contained fewer nodes and circuit elements compared to conventional MOR results. As challenging industrial testcases showed, significant speed-ups were obtained when resimulating SparseRC reduced models in place of the original circuits.
From (43) and (44), and the analogy with Section II-B, one recognizes immediately in (42) the EMMP: 3 , where I S 1 S 2 3 = blockdiag(I S 1 , I S 2 , I 3 ). From Proposition 1, the reduced model obtained by projecting (43) and (44) with V P matches the fist two DC multiport admittance moments (defined with respect to B S , the total number of terminals and separator nodes of the recombined circuit). Since P is a permutation, P T P = I, it follows that this reduced model is precisely: V 
